

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
19 December 2002 (19.12.2002)

PCT

(10) International Publication Number  
**WO 02/101812 A1**

(51) International Patent Classification?: **H01L 21/48**,  
23/498, 21/56

(21) International Application Number: PCT/US02/17882

(22) International Filing Date: 6 June 2002 (06.06.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
09/878,123 8 June 2001 (08.06.2001) US

(71) Applicant: **INTEL CORPORATION** [US/US]; 2200  
Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors: **ICHIKAWA, Kinya**; 2-26-14 Higashi,  
Sukuba-Shi, Ibaraki-Ken 305-0046 (JP). **KUMAMOTO,**  
**Takashi**; 19-17-402 Higashi, Sukuba-Shi, Ibaraki-Ken  
305-033 (JP).

(74) Agents: **HARRIS, Scott, C.**; Fish & Richardson, P.C.,  
4350 La Jolla Village Drive, Suite 500, San Diego, CA  
92122 et al. (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,  
SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN,  
YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,  
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent  
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,  
NE, SN, TD, TG).

**Published:**

- with international search report
- before the expiration of the time limit for amending the  
claims and to be republished in the event of receipt of  
amendments

[Continued on next page]

(54) Title: **CHIP LEAD FRAMES**



(57) Abstract: Chip lead frames are made by disposing a die having terminals on a substrate surface to form a cavity between the die and the substrate and contacts between the terminals and the substrate. A compound is applied to the surface such that the compound enters that cavity and forms a layer on the upper substrate surface. The layer can impart sufficient rigidity to the assembly that the substrate can be etched to produce a lead frame. Also disclosed are devices that include a die, a lead frame, and a continuous network that can form a layer on the lead frame and fill the cavity between the die and the lead frame.

WO 02/101812 A1



---

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## CHIP LEAD FRAMES

### BACKGROUND

This invention relates to chip lead frames.

A semiconductor chip can include millions of transistor  
5 circuits, each smaller than a micron, and multiple  
connections between the chip and external elements.

Referring to Figure 1A, a so-called flip chip  
configuration facilitates a compact assembly, reduced  
footprint size on boards, and shorter and more numerous  
10 input-output (I/O) connections with improved electrical and  
thermal performance. A flip chip typically includes a die  
101 with solder bumps 110 that are interconnected conductive  
elements to a substrate 114.

One method of electrically connecting a flip chip  
15 utilizes controlled-collapse chip connection technology  
(C4). First, solder bumps 110 are applied to pads on the  
active side of the die 101, the substrate 114 or both.  
Next, the solder bumps 110 are melted and permitted to flow,  
ensuring that the bumps are fully wetted to the  
20 corresponding pads on the die 101 or substrate 114. A tacky  
flux is typically applied to one or both of the surfaces to  
be joined. The flux-bearing surfaces of the die 101 and  
substrate 114 are then place in contact with each other in

general alignment. A reflow is performed by heating the die 101 and substrate package to or above the solder's melting point. The solder on the chip and the substrate combine and the surface tension of the molten solder causes the  
5 corresponding pads to self-align with each other.

The joined package is then cooled to solidify the solder. The resulting height of the solder interconnects is determined based on a balance between the surface tension of the molten solder columns and the weight of the chip. Any  
10 flux or flux residue is removed from the die 101 and substrate 114 combination in a defluxing operation.

Finally, an epoxy underfill 116 is applied between the bottom surface of the die 101 and the top surface of the substrate 114, surrounding and supporting the solder  
15 columns. The reliability and fatigue resistance of the die-substrate solder connection is increased significantly. The underfill 116 acts to carry a significant portion of the thermal loads induced by coefficient of thermal expansion (CTE) differences between the chip and substrate, rather  
20 than having all the thermal load transferred through the solder columns. The underfill 116 can also electrically insulate the solder columns from one another.

For some integrated circuit applications, it is desirable to utilize as thin a substrate or film as possible  
25 to maximize the electrical performance of the resulting

packaged chip. Typically, thin substrates or films include a polymeric material and are 0.05 to 0.5 mm thick. A thin substrate's shorter vias help reduce loop inductance within the substrate. These thin substrates are very flexible and  
5 can cause difficulties for attaching solder balls or pins. In unreinforced form they are susceptible to damage during installation and removal operation. One current practice is to bond rigid blocks 111 of a suitable material to the periphery of the substrate using an adhesive layer 112.

10 The attached rigid block 111 stiffens the entire package. Referring also to Figure 1B, support bars 109 from the rigid block 111 can be used to strengthen individual elements, such as a land grid array (LGA) pad 230 that is attached to a flip chip pad 206 by a routing lead 204.

15 It is also known to run the epoxy adhesive up the sides of the die 101 to form an epoxy fillet that reinforces the die (see, e.g., U.S. Patent No. 6,049,124).

#### DESCRIPTION OF DRAWINGS

FIGS. 1A and 1B are schematics of a conventional flip  
20 chip configuration.

FIGS. 2A, 2B, 2C, 2D, 2E, 2F, and 2G are schematics of a first process of packaging a die 101 and substrate 105.

FIGs. 3A, 3B, 3C, 3D, and 3E are, collectively, a sequence of cross sections and schematics for a second process of packaging a die 101 and substrate 105.

FIGs. 4A, 4B, 4C, and 4D are schematics of a process of  
5 packaging a die using a half-etched lead frame 105.

FIGs. 5A, 5B, and 5C are a schematic of a process of packaging dies 101. The process includes dicing the substrate 105.

FIG. 6 is a flow chart for a process of packaging a die  
10 101.

Figure 7 is a schematic of a routing lead and pad.

Figure 8 is a schematic of a ball grid array.

#### DETAILED DESCRIPTION

Referring to the example in Figures 2A to 2G, a die 101  
15 is attached to a substrate 105, and then packaged to form an assembly 160 (figure 2G).

Referring to Figure 2A, the die 101 is first oriented with respect to the substrate 105. The die 101 can be a chip or silicon wafer that bears an integrated circuit. The  
20 substrate 105 can be a conductive material such as copper. For example, the substrate 105 can be a continuous copper, or other conductive, foil. The copper foil can include at least about 40%, 50%, 70%, 90%, or 99% copper by weight.

The low electrical resistance of copper improves the performance of the fabricated flip chip assembly.

The substrate can be less than about 22, 20, 18, or 16  $\mu\text{m}$  thick.

5        The substrate 105 can have insulative pads 108 for mounting passive components 103 such as decoupling capacitors that lower the power supply loop inductance.

      The die 101 includes solder bumps 110 for forming interconnects with the substrate 105. Examples of solder  
10        compositions include high temperature bump (e.g., 97% Pb and 3% Sn), eutectic bump (63% Pb and 37% Sn), stud bump (e.g., 100% Au), and conductive epoxies. Bumps can be formed by combinations of the above, for example, as a high temperature bump which is plated with a eutectic bump.

15        The bumps 110 can be arranged in a regular array on the die lower surface. For example, the bumps can have a pitch of about 11 mils (279.4  $\mu\text{m}$ ).

      Referring to Figure 2B and also to Figure 6, the die 101 is disposed 610 on the substrate 105 such that the bumps  
20        110 contact the substrate. Heat is used to attach 620 the solder bumps 110 to the substrate 105.

      In some embodiments, thermo-compression bonding is used to locally heat the die 101 with a pulse of heat. For example, the bonding process can apply 2 gf / bump and a

heat pulse of 230°C for 3 second. Such a process can obviate the need for a flip chip pad that has solder resist dams positioned to receive the solder bumps 110.

In other embodiments, a reflow furnace is used to melt the solder bumps and bond them to the substrate 105. The substrate can include solder resist dams to contain the reflowing solder of each bump. See below for a description of the use of an interposer layer 300 to form solder resist dams.

After attachment of the die, the die 101 lower surface and the substrate upper surface form a gap 115 which is spanned by contacts formed from the solder bumps 110. The gap can, for example, be less than about 120, 100, 80, or 50  $\mu\text{m}$ .

Referring to Figures 2C and 2D, the substrate 105 is placed 630 between a bottom mold 120 and a top mold 130. The mold top 130 and/or bottom 120 can include any suitable material, including various metals, plastics, ceramics, and composites. The mold can have sufficient rigidity that it retains its form while a composition is being injected into the mold cavity 145 under pressure.

The top mold 130 can bear a release film 125. The release film 125 can be a heat resistive film that separates the die 101 upper surface 102 from the top mold 130. The



release film 125 can be used to prevent flashes to the die 101 upper surface 102 in order to maintain the upper surface 102 free of the epoxy. One exemplary release film is provide by Film Assisted Molding Equipment (Fame®) from Apic 5 Yamada Corp., Japan. The release film can include fluorocarbon-based polymers and have a thickness of 0.5 to 5 mils.

The mold can include small air vents, e.g., opposite the runner 140, to allow air to escape from the cavity 145 10 when displaced by the injected composition.

Referring to Figure 2E, a composition which can form a polymer is injected 640 into the runner 140 that connects to the mold cavity 145. The composition can be delivered under pressure, e.g., in a hot plastic state from an auxiliary 15 chamber through runners and gates into the cavity 145. After injection, the composition can be allowed to set and form a polymer network 150 that extends between the cavity between the die 101 and the substrate 105. The setting process can include incubation under curing conditions.

20 By forming a polymer network that underfills the die 101 and extends to all regions of the substrate that are not covered by the die or another component (such as the passive components 103), the assembly 160 is rigidified and

strengthened, even though it lacks a rigid support member (such as the rigid frame 111).

The extent of the polymer network can be varied, for example, by appropriate mold (120 and 130) design.

5 Accordingly, in some embodiments, the polymer network can form layers of varying heights (i.e., in a direction normal to the substrate 105), e.g., up to the lower die surface, to the upper die surface, or 20%, 40%, 50%, 60%, or 80% between the two.

10 Similarly, the extent of the polymer network along the plane of the substrate 105 can vary, again, by appropriate mold design. Accordingly, in some embodiments, the polymer network extends at least to a passive component 103 or other component attached to the substrate 105, to another die 101  
15 disposed on the same substrate 105, or to the perimeter of the substrate 105. The polymer network can (additionally or alternatively) extend a distance (parallel to plane of the substrate 105) away from the die perimeter that is at least the height of the die 101, i.e. the distance from the die  
20 lower surface that opposes the substrate 105 to the die upper surface.

A variety of compositions can be used to form the underfill and rigidified assembly. The compound can be a resin, or another compound that forms a polymer. The  
25 polymer is typically non-conductive. A continuous rigid

network is the contiguous structure formed by setting the compound. The structure imparts rigidity to the substrate 105 (or lead frame 210, as described below).

Resins include crystalline resins, and multi-  
5 functional-type resins. Other resins, such as BMI's, polyesters, and thermoplastics, may be utilized as appropriate.

In some embodiments, the compound is an epoxy, such as glass-filled epoxy. The epoxy resin utilized can have high  
10 strength and good thermal properties, including resistance to the high temperatures that can be generated by an integrated chip during operation. Additionally, epoxy in the uncured liquid state can have relatively low viscosities to facilitate injection into the space between the chip and  
15 substrate surfaces. For example, the epoxy can have a melt viscosity of less than about 20, 15, 12, 10, or 8 Pa·s at 165°C.

Table 1 lists some of the properties of an exemplary epoxy formulation. Such properties are non-limiting and may  
20 be present alone or in combinations with other properties.

In general, the difference in the coefficient of thermal expansion (CTE) between virgin unfilled epoxy and either a silicon chip or a reinforced plastic substrate will be significant. Given the wide range of operating

temperatures that a flip chip package may experience, it is desirable to tailor the CTE's of the joined materials to be as close as possible, thereby minimizing any induced thermal stresses. Conversely, too much filler could cause the

5 viscosity of the epoxy formulation to increase to a point where it is resistant to flow in the gap between the top of the chip 110 and the corresponding surface of the substrate 120. Additionally, if the filler has a higher modulus than the virgin epoxy, it acts to increase the stiffness of the

10 cured epoxy formulation, which results in greater rigidity for the resulting chip package. Accordingly, a filled epoxy resin comprising about 80% by weight silica microspheres is believed to be the ideal formulation.

Table 1

Filler material	Silica
Filler shape	All Spherical
Filler content	80 wt%
Mean particle size	4 $\mu$ m
Maximum particle size	12 $\mu$ m
Curing condition	165°C/120sec
Spiral flow	180°cm at 165°C/120sec, 6.9N/mm <sup>2</sup>
Gelation time	30sec at 165°C
Hot hardness	85 at 165°C/120 sec
Melt viscosity	10Pas at 165°C
Glass transition temperature	145°C
CTE below Tg	14ppm
CTE above Tg	56ppm
Specific gravity	1.88 at 25°C
Thermal conductivity	0.63 W/m°C
Flexural modulus	13700 N/mm <sup>2</sup> at 25°C
Flexural strength	120 N/mm <sup>2</sup> at 25°C
Volume resistivity	1.00E+14 ohm*m 25°C
Water absorption	0.5%

It is also desirable to have an epoxy formulation that cures relatively quickly at an elevated temperature so that ship packages can be fabricated at production rates, but that has a relatively long pot life at room temperature or even slightly elevated temperatures so that the mixed epoxy and catalyst does not cure in the supply lines before being injected into the mold. The preferred resin has a cure profile of approximately 120 seconds at 165°C. Depending on the properties of an alternative resin formulation, different cure profiles may be specified that provide suitable results. It is also contemplated that certain

thermoplastic resins may be utilized in the molding operation that do not have a cure temperature but rather melt at an elevated temperature and solidify when cooled.

Utilizing an epoxy resin of the type and formulation specified in Table 1, the molding process would proceed as follows. First, the mold is either heated to 165°C with the incomplete chip package contained therein, or the mold is maintained at 165°C and the incomplete package is inserted therein. Next, the epoxy resin is injected through runner 140 in the mold at a pressure or around 1-5 MPa. The resin may be preheated to an intermediate temperature to lower the viscosity of the resin and facilitate the resin transfer modeling process. Once the proper amount of epoxy is injected into the mold cavity, the mold is held at 165°C for at least 120 seconds to fully cure the epoxy.

Referring to Figures 2F and 6, after cure, the mold is separated and the assembly 160, as depicted in Figure 2F, is removed 650. Typically, the molded flip chip package will be removed while the mold is hot so that the mold may immediately be re-used to fabricate another package; however it is conceivable that the mold may be permitted to cure before removing the molded flip.

Referring to Figure 2G, the assembly 160 is trimmed to provide an epoxy-surrounded and underfilled die 101 on the conductive substrate 105.

Referring to Figures 3A to 3E, a variation of the above  
5 process is used for fabrication of the flip chip-substrate assembly 160. A thin substrate 105 is coated with a insulative resist layer 300. The insulative layer is etched or otherwise modified to excise regions 310 that can accept solder balls or other contacts from components. The  
10 insulative layer 300 has high electrical resistance, i.e., it is formed from a non-conductive material.

Referring also to Figure 3B, a die 101 is placed on the substrate 105 such that the solder balls 110 on the die 101 are positioned in the excised acceptor regions 310. When  
15 appropriately heated the solder balls reflow and form stable electrical contacts with the substrate 105. Similarly passive components 103, such as a capacitor, are also connected to the substrate by solder contacts 112.

Referring to Figure 3C, as described above, the  
20 assembly formed by the die 101, passive components 103 and substrate 105 are surrounded in a mold and coated 640 with an epoxy layer 150 that forms a continuous rigid supporting structure 150.

If a gap is formed between the insulative layer 300 and the die 101 lower surface, then the structure formed by the epoxy layer can fill the gap.

After forming the epoxy casing 150 as depicted in both 5 . Figures 2G and 3D, the conductive substrate 105 is modified by etching 660 to fabricate a lead frame 210. Etching 660 is not limited to chemical etching. For example, the etching 660 can be done by UV- or CO<sub>2</sub>-high powered laser abrasion, photolithographic, or traditional copper etching 10 processes.

Referring to Figure 3, the etching 660 leaves conductive paths 204 that connect, for example, each die interconnect 110 with a terminus 230.

The termini 230 can be arranged for convenient 15 interfacing with any of a variety of chip interface formats, such as land grid arrays (LGA), ball grid arrays (BGA), pin grid arrays (PGA), printed circuit boards (PCB), or mother boards.

Referring to Figure 7, the rigidity and support 20 provided by the epoxy encasement 150 not only allows the use of thin substrates 105, but also high density of C4 pads 206 and routing leads 204. For example, the center to center distance 582 between two C4 pads 206 can be less than about 0.127 mm, e.g., about .12, .10, .09, .08, .083, .07 mm or 25 less. In other words, the pitch 581 between a first C4 pad



and a fourth adjacent C4 pad is less than about 0.35, 0.3, 0.27, 0.25, or 0.2 mm.

Subsequently, an insulative coating 370 is applied 670 to the etched substrate. The insulative compound can be the same or different from the epoxy compound used to form the epoxy casing and underfill. The insulative compound forms a resist coat 370 that guards against shorts between different conductive paths 204 of the lead frame formed from the substrate 105.

10 In another implementation, as depicted in Figure 4A, a half-etched substrate 705 is used. For a substrate having a thickness of about 18  $\mu\text{m}$ , half-etches 710 are created that are about 9  $\mu\text{m}$  deep and that are backed by an underlayer 730 of the substrate 705. Referring to Figure 4B, the die 101 is disposed on the half-etched substrate 705 such that the die bumps 110 form interconnects along ridges 720 of the half-etched substrate 705. Referring to Figure 4C, the assembly is contacted with the polymer composition to form a network 150 that rigidifies and strengthens the assembly.

15 Referring to Figure 4D, the bottom half or substrate underlayer 730 of the half-etched substrate 705 is then removed in order to fabricate the lead frame 210.

The steps 610 to 670, shown in FIG. 2, can be performed for multiple dies 101 in parallel, for example, as depicted

in Figure 5. Referring to Figure 5A, multiple dies 101 are disposed on a panel that consists of the substrate 105. Reels, strips, and other formats of the substrate 105 can also be used.

5        Referring to Figure 5B, the entire assembly is placed in the molds and encapsulated with epoxy to form the rigidified assembly 410. The lower surface of the substrate 105 can then be etched 660 to generate a lead frame. The etching can include exposing a display area 420 on the  
10        substrate lower surface 430 to light projected through a photolithographic mask.

Referring to Figure 5C and also to Figure 6, the substrate 105 is diced 680 to separate individual devices 450 that include a die 101 and its lead frame 210.

15        Typically, after dicing, each individual device includes an encapsulating layer that extends to the perimeter of the device, i.e. of the lead frame 210.

The techniques described here are not limited to the examples described above.

20        For example, the gap 115 can be filled with underfill prior to placement of the die 110 in the molds using the same composition or a different composition from the composition used to form the encapsulating network 150. By adjusting the shape of the molds, the encapsulating network  
25        150 can be fabricated in a variety of configurations, e.g.,

extending at least to the lower die surface, at least to the upper die surface, or at least 25%, 50%, 75%, or 90% of the distance to the upper die surface from the lower die surface. In still another example, the encapsulating network 150 covers the upper die surface, as depicted in Figure 8.

As described above, a lead frame produced by a method described here can be used in a variety of interface formats. Referring to Figure 8, the lead frame 210 is connected to a BGA that includes multiple solder bumps 830 spaced with a pitch 840 of about 1 mm. The lead frame 210 can also include additional features such as a gold wire 810 that connects to the die 101. The assembly is encased in a polymer composition that covers the die upper surface 102, thus, forming an additional encapsulating layer 150. The assembly can have a height 820 of about 1.2 mm.

As depicted in Figure 8, the gap between the lead frame 210 and the balls 830 is filled with an underfill composition 850 that differs from the encapsulating layer 150. The insulative coat 220 forms a resistive layer between the lead frame 210 and the solder balls 830.

Other implementations are within the scope of the claims.

**WHAT IS CLAIMED IS:**

1. A method comprising:
  - a) disposing a die having terminals on an upper substrate surface of a conductive substrate such that a cavity is formed between the die and the substrate and contacts are formed between the terminals and the conductive substrate; and
  - b) etching the conductive substrate to generate conductive leads.
2. The method of claim 1 in which the disposing comprises (1) applying a compound to the surface such that the compound forms a layer on the upper substrate surface, and (2) setting the compound to form a continuous network.
3. The method of claim 1 in which the substrate comprises half-etches that are backed by a substrate underlayer, and the etching comprises removing the substrate underlayer.
4. The method of claim 1 in which the disposing comprises disposing multiple dies, and the method further comprises dicing the etched conductive substrate.
5. The method of claim 2 in which the compound fills the cavity.
6. The method of claim 2 further comprising, prior to applying the compound to the surface, filling the cavity using an underfill composition.

7. The method of claim 1 in which the upper substrate surface is covered by an insulative layer that has excised regions adapted for receiving the terminals.

5

8. The method of claim 7 in which a gap is formed between the insulative layer the die, and the method further includes, prior to b), applying a compound to the surface of the insulative layer that opposes the die; filling the gap  
10 with the compound; and setting the compound to form a continuous polymer network.

9. A method comprising:

a) causing a compound to enter a gap between a  
15 substrate and a die connected to the substrate and to form a layer on an upper surface of the substrate; and

b) setting the compound to generate a continuous, rigid network that extends within the gap and forms a layer surrounding the die perimeter.

20

10. The method of claim 9 in which the layer extends at least to the surface of the die that opposes the substrate.

25 11. The method of claim 9 in which the layer extends along the plane of the substrate a distance that is at least the distance from the die lower surface to the die upper surface.

30 12. The method of claim 9 in which the layer extends to the perimeter of the substrate.

13. The method of claim 9 in which the applying comprises (1) surrounding the die and the upper substrate surface using a mold to form a mold cavity; and (2) injecting the compound into the mold cavity.

5

14. The method of claim 13 in which a surface of the mold includes a film.

15. The method of claim 13 in which the compound is  
10 injected under a pressure of at least 1 MPa.

16. The method of claim 9 in which the compound comprises an epoxy.

15 17. The method of claim 9 further comprising etching the substrate to generate leads, each lead forming a conductive path from one of the contacts to a lead terminus.

18. The method of claim 17 further comprising applying  
20 an insulative composition that fills etched regions of the substrate.

19. A device comprising:  
25 a lead frame having conductive leads and an insulative composition interposed between the leads;  
a die having a lower die surface that is connected by contacts to the lead frame, and is spaced by a gap from a first region of the lead frame; and  
30 a polymer composition that forms a continuous network that forms a layer that extends at least above the lower die surface and covers regions of the lead frame

surface that are outside the first region and are not occupied by any component.

20. The device of claim 19 further comprising an  
5 insulative layer that at least partially fills the gap and covers the first region.

21. The device of claim 19 in which the continuous  
network extends at least 50% of the distance to an upper die  
10 surface from the lower die surface.

22. The device of claim 21 in which the continuous  
network forms a layer covering the upper die surface.

15 23. The device of claim 19 in which the leads have a pitch of less than 0.10 mm.

24. A device comprising:  
a conductive substrate;  
20 a die having a lower die surface that is connected by contacts to the substrate, and is spaced by a gap from the substrate; and  
a polymer composition that forms a network on a region of the substrate that extends at least above the  
25 lower die surface, the layer imparting sufficient rigidity to the device to maintain integrity of the contacts during etching of the substrate in the absence of a supporting frame.

30 25. The device of claim 24 in which the conductive substrate comprises etches that are filled with a resistive composition.

26. The device of claim 24 in which the substrate comprises half etches.

27. The device of claim 24 in which the layer extends  
5 at least to the upper die surface.

28. A method comprising:

a) causing a compound to enter a gap between a substrate and a die connected to the substrate and to form a  
10 layer on an upper surface of the substrate; and

b) setting the compound to generate a continuous, rigid network that extends within the gap and forms a layer surrounding the die perimeter.

15 29. The device of claim 28 further comprising an insulative layer that at least partially fills gap and covers the first region.

30. The device of claim 28 in which the layer extends  
20 to a perimeter of the lead frame.






Figure 1A




Figure 1B




Figure 2




FIG. 2





FIG. 2

6/15




Figure 3A

7/15




Figure 3B




Figure 3C







Figure 3D






FIG. 4

12/15





FIG. 5

13/15

**Figure 6**




FIG. 7




FIG. 8

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 02/17882

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC 7 H01L21/48 H01L23/498 H01L21/56		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b> Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) PAJ, EPO-Internal		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 12, 29 October 1999 (1999-10-29) -& JP 11 195742 A (MATSUSHITA ELECTRON CORP), 21 July 1999 (1999-07-21) abstract	1-3,5,9, 11-13, 16,17, 19-22, 24-30
Y	abstract	1-5, 9-13, 16-22, 24-30
Y	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 08, 6 October 2000 (2000-10-06) -& JP 2000 150760 A (MATSUSHITA ELECTRONICS INDUSTRY CORP), 30 May 2000 (2000-05-30) abstract --- -/-	1-5, 9-13, 16-22, 24-30
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
* Special categories of cited documents : *A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
4 October 2002		22/10/2002
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer Edmeades, M



## INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 02/17882

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 049 122 A (YONEDA YOSHIHIRO) 11 April 2000 (2000-04-11) column 1, line 32 -column 2, line 51; figures 10-13 ---	6-8, 19, 20, 24, 28
X	PATENT ABSTRACTS OF JAPAN vol. 009, no. 069 (E-305), 29 March 1985 (1985-03-29) -& JP 59 208756 A (SONY KK), 27 November 1984 (1984-11-27) abstract ---	1, 2
A	GB 2 297 652 A (PLESSEY SEMICONDUCTORS LTD) 7 August 1996 (1996-08-07) page 2, line 26 -page 3, line 24; figure 1 ---	1-30
A	EP 0 971 401 A (APIC YAMADA CORP) 12 January 2000 (2000-01-12) column 5, line 31-47; figure 1 ---	14
A	US 5 998 243 A (NAKAZAWA TAKAHITO ET AL) 7 December 1999 (1999-12-07) column 5, line 56 -column 6, line 25 -----	15

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No  
PCT/US 02/17882

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
JP 11195742	A	21-07-1999	NONE	
JP 2000150760	A	30-05-2000	NONE	
US 6049122	A	11-04-2000	JP 11186322 A	09-07-1999
JP 59208756 0	A		NONE	
GB 2297652	A	07-08-1996	EP 0725434 A2	07-08-1996
			JP 8255965 A	01-10-1996
			US 5784261 A	21-07-1998
EP 0971401	A	12-01-2000	EP 0971401 A2	12-01-2000
			JP 3207837 B2	10-09-2001
			JP 2000299335 A	24-10-2000
			JP 2002043345 A	08-02-2002
			TW 421833 B	11-02-2001
			US 6344162 B1	05-02-2002
US 5998243	A	07-12-1999	JP 11121488 A	30-04-1999
			TW 393745 B	11-06-2000